Formal Verification of Simulink/Stateflow Diagrams
Synopsis
This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Readers will learn the HCSP/HHL-based deductive method and the use of corresponding tools for formal verification of Simulink/Stateflow diagrams. They will also gain some basic ideas about fundamental elements of formal methods such as formal syntax and semantics, and especially the common techniques applied in formal modelling and verification of hybrid systems. By investigating the successful case studies, readers will realize how to apply the pure theory and techniques to real applications, and hopefully will be inspired to start to use the proposed approach, or even develop their own formal methods in their future work.
- कॉपीराइट:
- 2017 Springer
Book Details
- Book Quality:
- ISBN-13:
- 9783319470160
- Publisher:
- Springer International Publishing, Cham
- Date of Addition:
- 2017-03-28T06:55:18Z
- भाषा:
- English
- श्रेणी:
- Usage Restrictions:
- This is a copyrighted book.